

--	--	--	--	--	--	--	--	--	--	--	--

**VASAVI COLLEGE OF ENGINEERING (Autonomous), HYDERABAD**  
**B.E. (IT: CBCS) III-Semester Main Examinations, December-2017**

**Digital Electronics & Logic Design**

Time: 3 hours

Max. Marks: 70

*Note: Answer ALL questions in Part-A and any FIVE from Part-B*

**Part-A (10 × 2 = 20 Marks)**

- Derive canonical SOP expression for the Boolean function  $f(x_1, x_2, x_3) = \sum(2,3,4,6,7)$ .
- Simplify the following expression to minimum number of literals.  
 $F = xyz + x'y + xyz'$ .
- Design a  $1 \times 4$  Demultiplexer.
- Distinguish between PLA and PAL.
- Show the construction of SR latch circuit using NAND gate and also give its truth table.
- Construct the excitation table for T flipflop.
- Illustrate the general structure of sequential circuit
- Discuss State minimization and state assignment?
- Illustrate the concept of Clock Skew?
- Discuss about ASM charts.

**Part-B (5 × 10 = 50 Marks)**

*(All bits carry equal marks)*

- Check the validity of the following equation using truth table.  
 $\overline{x_1} \overline{x_3} + x_2 x_3 + x_1 \overline{x_2} = \overline{x_1} x_2 + x_1 x_3 + \overline{x_3} \overline{x_2}$
  - Simplify the Boolean function using Karnaugh Map.  
 $F(w, x, y, z) = \sum(0,1,2,4,5,6,8,9,12,13,14)$ .
- Implement the following functions using schematic of PAL.  
 $f_1 = x_1 x_2 + x_1 \overline{x_3} + \overline{x_1} \overline{x_2} x_3$  &  $f_2 = x_1 x_2 + x_1 x_3 + \overline{x_1} \overline{x_2} x_3$
  - Design 2-to-1 multiplexer and support with truth table and write the VHDL code for the same.
- Explain JK-Flip Flop and master slave JK Flip Flop with the help of diagrams.
  - Design BCD ripple counter and explain its operation with timing diagrams.
- Illustrate state diagram and state table for Modulo-8 Counter.
  - Design Mealy type sequence detector to detect the 101 sequence from the input sequence.
- Explain about Races and cycles in asynchronous sequential circuits.
  - Outline static and dynamic hazard with proper example.
- Implement the function  $f = (x_2 + x_1 \overline{x_3})$  using NAND gates.
  - Draw FPGA configuration and explain how a Boolean function can be implemented using 2 i/p and 3 i/p LUTs.
- Answer any *two* of the following:
  - Illustrate the concept of shift registers.
  - Implement a 3 bit synchronous up counter in VHDL.
  - Explain with numerical example how 6 bit multiplication performed using shift and add method.